

What is claimed is:

Sub A7
1. An apparatus comprising:

a processor;

5 an operating system to control a plurality of power management states, one of

said power management states being a low latency low power state;

a memory subsystem that requires initialization commands to exit a memory

low power state;

control logic to detect exiting of said low latency low power state and to

10 responsively generate a plurality of initialization commands to remove

said memory subsystem from said memory low power state prior to

allowing execution of the processor to resume.

2. The apparatus of claim 1 wherein said low latency low power state is a state from

15 which the apparatus resumes without executing BIOS routines.

3. The apparatus of claim 1 wherein the low latency low power state is an ACPI S1 state

and wherein said memory low power state is one of a nap state and a powerdown
state.

20 4. The apparatus of claim 1 wherein said control logic comprises:

low power state exit detection logic;

memory resume sequencing logic.

Sub A7

5 5. The apparatus of claim 4 wherein said memory resume sequencing logic is to receive an indication of exiting the low latency low power state from the low power state exit detection logic and is to allow deassertion of a stop clock signal after said plurality of initialization commands have been executed by the memory resume sequencing logic.

6. The apparatus of claim 5 wherein said memory resume sequencing logic is included in a memory interface and said low power state exit detection logic is included in an I/O control hub (ICH), said apparatus further comprising:

10 first messaging logic to transmit a low power state exit message to said memory interface;
second messaging logic to transmit an end of low power state exit message back to said ICH after said memory interface completes said plurality of initialization commands in response to said low power state exit message.

15 7. The apparatus of claim 1 wherein said plurality of initialization commands comprises:
initializing memory interface control logic;
waiting for a clock circuit to lock;
setting a current control register;
20 performing memory core initialization operations.

8. The apparatus of claim 7 wherein setting the current control register comprises setting the current control register to a midpoint value.

Sub #7
9. The apparatus of claim 7 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

10. An apparatus comprising:

messaging logic coupled to receive a low power state exit message;
memory system resume logic coupled to receive said low power state exit message from said messaging logic, said memory system resume logic to sequence through a plurality of initialization commands prior to generating a signal to cause a processor to exit a low power state.

11. The apparatus of claim 10 wherein said messaging logic is further to return an end of low power state exit message subsequent to completion of said plurality of initialization commands by said memory system resume logic.

12. The apparatus of claim 11 further comprising:

low power state exit detection logic to detect an exiting condition for one of a plurality of a low power states and to generate the low power state exit message.

13. The apparatus of claim 12 wherein the signal is a deassertion of a stop clock signal which is generated in response to said end of low power state exit message.

14. The apparatus of claim 13 wherein said low power state is an ACPI S1 state.

Sub A7 } 15. The apparatus of claim 10 wherein said plurality of initialization commands comprise:

initializing memory interface control logic;
waiting for a clock circuit to lock;
setting a current control register;
performing memory core initialization operations.

16. The apparatus of claim 15 wherein setting the current control register comprises setting the current control register to a midpoint value.

17. The apparatus of claim 15 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

18. A method comprising:

detecting an event to cause an exit from a low latency low power state;
initializing a memory subsystem transparently to an operating system;
exiting the low latency low power state.

19. The method of claim 18 wherein initializing comprises:

initializing memory interface control logic;
waiting for a clock circuit to lock;

Sub A7

setting a current control register;
performing memory core initialization operations.

20. The method of claim 19 wherein setting the current control register comprises setting the current control register to a midpoint value.

21. The method of claim 19 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

22. The method of claim 18 wherein detecting comprises:

reading a bit set by BIOS upon entry into said low latency low power state;
sending a resume message from an I/O control hub to memory interface logic.

23. The method of claim 22, after initializing, further comprising:

returning an initialization complete message to the I/O control hub;
deasserting a stop clock signal.

24. The method of claim 18 wherein exiting the low latency low power state comprises deasserting a stop clock signal to a processor.

25. The method of claim 18 further comprising:

detecting a low power state entry condition;
setting a bit to indicate to indicate the low latency low power state is selected

Sub A1

Relat B2

$$\begin{array}{ccccccc} \{x^{(1)}_1, \dots, x^{(1)}_n\} & \{x^{(2)}_1, \dots, x^{(2)}_n\} & \{x^{(3)}_1, \dots, x^{(3)}_n\} & \{x^{(4)}_1, \dots, x^{(4)}_n\} & \{x^{(5)}_1, \dots, x^{(5)}_n\} & \{x^{(6)}_1, \dots, x^{(6)}_n\} & \{x^{(7)}_1, \dots, x^{(7)}_n\} \\ \text{Group 1} & \text{Group 2} & \text{Group 3} & \text{Group 4} & \text{Group 5} & \text{Group 6} & \text{Group 7} \end{array}$$